

rol Flow Graph (CFG)

Typical input patterns obtain confidence in design but cannot prove correctness

-: Large number of states nossible

nulation

failure

Level

System

nor completeness

stance of the resource type rk, which executes the task vi



Transformational algorithms/Iterative methods: (Iteratively) modifys already existing partitions with the expectation to find an even better solution. Twically	Only meaningful when processing time considerably larger than dispatch (switch latency	Dynamic scheduling: Determines the execution sequence and start times of tacks during run time, mostly applied to control flow problems: information	SW-Performance Metrics: MIPS (million instructions per second, equal to	7. VHDL/SystemC Praktikum
uses target functions as optimization objective; Computation complexity of	Static scheduling: Determines the execution sequence and start times of tasks	that is known at runtime only can be taken into account	Communication Metrics: Max. Bit Rate (channel specific upper bound data	SystemC based on C++ with Extensions: SystemC class library to implement
iterative methods grows linearly with number of partitioning alternatives	at design or compilation time, Requires well-defined environment, mostly in	Dispatch latency L_D : max time between stop of v_i and start of v_j or	transfer rate); Average Bit Rate; directly impacts processing performance	(Concurrency, Communication, Time management) and Simulation kernel
- I ocal Search: Start at: Initial solution: Iteration: Selection of solution(s) in	data flow problems, + lower scheduling complexity at run time	same resource	Other Metrics:	Structure of a SystemC Module: Header File (module.h): contains: Module declaration (Ports, Sockets: Member variables): Signals: Sub-modules
neighbourhood of current solution due to cost function → Acceptance of best	scheduling without resource constraints: (Theoretically) relevant to determine the lower bound for (processing) latency	Resource load U: Given: G(V, E) with a single resource type of	Power dissipation: insignificant for λ >0,1 μ m, in future dominant because of	Implementation File (module.cpp): Implementation/definition: Member
neighbour as new solution for next iteration; can escape local minima	As Soon As Possible (ASAP): Every task is executed as early as possible;	allocation 1 and a schedule of latency L: $U = rac{\sum di}{L} * 100\%$	$P = P + P + P + P + P = -\alpha f C V^2$	functions; Processes; (Constructor)
Current solution s	Characteristics: Local, constructive	Processing time t_{ex} : $t_{ex}(v_i) = \tau_e(v_i) - \tau_b(v_i)$ with $t_b(v_i)$: v_i uses resource	$P = P_{stat} + P_{short} + P_{cap}, \qquad P_{cap} = \mathcal{U}_{clk}\mathcal{U}_{load}\mathcal{V}_{dd}$	Connecting Modules with Signals: top level of model
Iteration i+2 Neighbors N(s)	suboptimal solutions; O(x ⁿ); no	for the first time; $\tau e(v_i)$: v_i is completely processed (finishing time)	Development time: can be significantly reduced by usage of standard	read / write signals, ports, member
Selected new solution	constraints	Wait time $t_W: t_W(v_i) = \tau_e(v_i) - t_r(v_i) - d_i$ with $t_r:$ earliest possible	programmable components	variables; call interface functions of
- Group Migration - Min Cut: Move objects to different groups and determine	- As Late As Possible (ALAP): define a	start time (release time)	Time to market: The earlier a product is available on the market, the bigger are	sockets via: signal_or_port.read(); adjut_b insul_n
the resulting deltas in target function; Object with biggest reduction / smallest	atency limit L'; mobility μ of task	Flow time \mathbf{t}_{F} : $t_{F}(v_{i}) = \tau_{e}(v_{i}) - t_{r}(v_{i})$	its business volume and profit margins; "6 months delay in product entry may result in 33% less profit over a period of 5 years"	Enable modelling concurrency (Communicate via signals or events, Processes
increase (prevents local minimums) in target function is moved to new group	$\mu(v_i) = \tau(v_i)^L - \tau(v_i)^S$; if $\mu(v_i)=0$, the vi is $\mu(v_i) = 0$ for v_1, v_2, v_3, v_4, v_5	Lateness t_L : $t_L(v_i) = \tau_e(v_i) - t_d(v_i)$ with td: deadline (latest possible	Maximum Operator Latency: functional unit of type rk with latency delay(rk)	cannot be called directly by other processes / member functions → triggered
loops); When all objects have been moved, select partition with best target fcn	part of critical path	finishing time)	$T = \max(delav(r_s))$	by sensitivity (event, signal));
	times of tasks; Release time: Earliest possible start time of tasks; Relative: time	Tardiness t_T : $t_T(v_i) = max\{\tau_e(v_i) - t_d(v_i), 0\}$	Slack: (Positive) slack denotes that fraction of the clock period (zeitdauer)	Are special member functions (No return values and no parameters)
A B Part 2	relationships between tasks (intersected min/max nr of time steps between)	Optimization Criteria: Multi-user systems: Minimization of the mean wait time	which is not utilized (nicht ausgelastet) by a functional unit vk	- Have to be registered with the simulation kernel in the module constructor
Part 1 12 25 Part 3 Min-Cut	Scheduling with resource constraints: Considers availability of limited	$W = \frac{1}{v} * \sum t_W(vi)$ and flow time: $F = \frac{1}{v} * \sum t_F(vi)$; Minimization of the	$slack(T, r_k) = (\lceil delay(r_k)/T \rceil) \cdot T - delay(r_k)$. Number of operators of type r_k	executed from beginning to end) and SC_THREAD (On activation, commands
8 Determined in the Part 1 Part 2 Part 3	resources during scheduling; Optimization problems: Determine minimum latency under a given allocation α ; Minimize cost (area) for given latency bound	max response time (time between process start and output of first valid results): Real-time systems: In addition to mean wait times and flow times.		are executed infinitely fast until next wait statement, on next activation until
20 18 i+1 C B A, D, E	LL; Scheduling with constraints are NP-hard; Heuristic methods required	misses of deadlines are of special interest: max Lateness = max(t(vi)); Number	$\sum_{k=1}^{ r_k } (occur(r_k) \times slack(T, r_k))$	subsequent wait)
$\frac{1}{1} \frac{1}{2} \frac{1}$	- ASAP/ALAP with Conditional Task Shift: Starting point is an ASAP-/ALAP	of tasks that miss their Deadline sum(u(vi))	$avg_slack(T) = \frac{k=1}{ E_k }$ $\sum_{avg_slack(T)} avg_slack(T)$	PE): all processes with change on a sensitive signal / event are executed
i+2: delta cost = -32 for C to Part 3	= 2; In case of resource constraint violation, tasks with positive mobility are	Strategies:	$\sum_{k=1}^{k} \operatorname{secur}(t_k) \qquad \operatorname{unitization}(T) = 1 - \frac{T}{T}$	(sequence undefined); Phase2 (Signal Assignment, SA): assignment of modified
	shifted to later (ASAP)/ earlier (ALAP) time slot	tasks: similar processing times, identical priorities, no real-time requirements		signais; Repeat PE and SA phases until system is stable, then increase simulation time; The sequence PE/SA is called "delta cycle" (no simulation time
 - Katio Cut method: Prevent clustering of all objects into a single group by: cut(P) 	- List Scheduling: Enhancement of ASAP considering global criteria (Nr. of	but fluctuation of tWait:	150 + avg_slack(80) = 20 ns / 6 = 3.3 ns	is consumed)
Ratio = $\frac{\operatorname{curr}(r)}{\operatorname{size}(p1) \operatorname{x} \operatorname{size}(p2)}$	determine execution sequence of tasks; In each step select vertices with	Shortest job first (SJF): Minimization of mean wait time or flow time, requires		Transaction: call of a function of an interface
- Simulated Annealing: Simulated degradation of temperature T such that a	maximum priority to start. (but check dependency's in task graph first!)	Shortest remaining time next (SRTN): Pre-emptive version of SIE: dynamic		Transaction Level Modeling (TLM): Targets: Reduce modelling effort; Allow for
thermal equilibrium is attained for each T; Also worse solutions out of neighbourbood may be taken, i.e. deteriorations are accented if exp(_delta_f/T)	Task d mapping priority	priority assignment; At any time t the task with the min remaining processing		architecture exploration; Use models: SW development on virtual prototype,
> config(x); As temperature is reduced stepwise the exponent e approaches to	A D A 1 $r1$ 4 B 4 $r1$ 8	time is selected from all schedulable tasks; in real time systems only estimation		Architecture exploration, HW verification, Modeling styles: loosely timed,
infinity → probability to accept degradings is getting smaller with lower temp; SA is an exact (ontimal) method when temperature degradation happens	$\left(\begin{array}{c} \bullet \\ C \end{array} \right) \left(\begin{array}{c} \bullet \\$	fix time interval Q, after which the Resource	150 Clock period T=80 ns	blocking or non-blocking transactions, Different number of transaction phases,
arbitrarily slowly; O(e ^x -x ⁿ);	D 2 r1 6	context is switched at the latest; Tasks \rightarrow a \leftarrow L=57	Latency L=5	Definition of a generic payload (extensible), Important standard for IP
T = HOT Complete cost surface reachable, no maximum males up a barrier T = FROZEN Ibis local minimum is not reachable any more at this very	E E 4 r^2 3	are processed in turn; Advantage: avoidsstarvation" of tasks:	Pipelining: with P equal stages, put in registers to rise clock	intellectual Property) exchange, Mainly targeted at memory mapped bus
Cost Cost Cost		Drawback: Frequently long wait times	Software Estimation by Generic Model: Advantage: One compiler sufficient for	mux
		4 7 10 20 30 40 50 60	multiple CPUs – CPU technology data contain details such as CPI, register set.	a
	A Resources	0 4 7 10 20 30 48 50 60	multiple CPUs – CPU technology data contain details such as CPI, register set, SA, etc.; Easy retargeting to different CPU by means of new technology data	initiator socket target socket
Configurations	Resources	6. Design Estimation Techniques	multiple CPUS – CPU technology data contain details such as CPI, register set, ISA, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: nower accuracy – Technology data is estimated	a a state socket target socket arget socket target socket b socket target socket b socket target socket b socket target socket b socket target
Greedy Partitioning: Starting from a pure SW partition objects are moved into	Resources 12 E C T B D A F	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to	multiple CPUS – CPU technology data contain details such as CPI, register set, ISA, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated	initiator socket target socket initiator target socket target b target target socket
- Greedy Partitioning: Starting from a pure SW partition objects are moved into HW partition until performance requirements are met $P_{tots} = \{p_{ax}, p_{bx}\} = \{0, \emptyset\}$	Resources 12 E C T B D A F	6. <u>Design Estimation Techniques</u> Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization.	multiple CPUS – CPU technology data contain details such as CPI, register set, SA, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{ex} = \underbrace{mstructions}_{Program} x \underbrace{Clock cycles}_{Instruction} x \underbrace{Seconds}_{Clock Cycle}$	initiator socket target socket initiator initiator calls btransport() b_
- Greedy Partitioning: Starting from a pure SW partition objects are moved into HW partition until performance requirements are met $P_{int} = \{p_{uv}, p_{uv}\} \in \{0, \emptyset\}$, inimize HW portion for reasons: area, development effort	Resources C r1 B O A F 0 2 4 6 8 10 12 14 16 time	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Unables and Control III (Incent manufacture) SW/mampai development)	multiple CPUS – CPU technology data contain details such as CPJ, register set, SS, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{es} = \underbrace{Instructions}_{Program} * \underbrace{Clock cycles}_{Instruction} * \underbrace{Seconds}_{Coloc Cycle}$	initiator socket target socket initiator b_transport() target indements b_transport() target indements b_transport() target indements b_transport() target indements b_transport() target indements target indements ta
$\label{eq:contraction} \begin{tabular}{lllllllllllllllllllllllllllllllllll$	Periodic scheduling: Scheduling of iterative tasks with execution interval periodic scheduling: and pipelining (Concurrent scheduling of sub-tasks)	G. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power	multiple CPUS – CPU technology data contain details such as CPJ, register set, SSA, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{es} = Instructions Program + Clock cycles Program + CPU achieves Program + CPU + CP$	initiator socket target socket initiator calls b_transport() VHDL: Entity: defines a _Black Box ⁴ with information: Model Name and Ports (inputs /
• Greedy Partitioning: Starting from a pure SW partition objects are moved into HW partition until performance requirements are met $P_{ent} = \{p_{eu}, p_{eu}\} = \{0, \emptyset\}$, iminimize HW portion for reasons: area, development effort • Gupta Partitioning: Starting from a pure HW partition, objects are moved to SW partition as long as performance requirements are still met and target function is improved $P_{ent} = \{p_{uu}, p_{uv}\} = \{0, \emptyset\}$, minimize SW portion while considering enformance requirements are still met and target function is improved $P_{ent} = \{p_{uu}, p_{uv}\} = \{0, \emptyset\}$, minimize SW portion while	Periodic scheduling: Scheduling of iterative tasks with execution interval period) P for planning loops and Pipelining (Concurrent scheduling of sub-tasks from different iterations); r(vi, n) = r(vi) + n P; n: iteration index	G. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market)	multiple CPUS – CPU technology data contain details such as CPI, register set, SSA, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{es} = \underbrace{mstructions}_{Program} * \underbrace{Clock cycles}_{CPU architecture and} & \underbrace{Seconds}_{Clock Cycle} \\ explication specific;Estimate or ocuringand the complaints.Profile;Program technology and the complaints.Profile;Estimate or ocuringProfile;Program technology and the complaints.Profile;Estimate or ocuringProfile;Profile;Estimate or ocuringProfile;Profile;Estimate or ocuringProfile;Profile;Estimate or ocuringProfile;Profile;Estimate or ocuringProfile;Estimate or ocuringProfile;Estimate or ocuringProfile;Estimate or ocuringProfile;Profile;Estimate or ocuringProfile;Estimate ocuringProfile;Estimate ocuringProfile;Estimate ocuringProfile;Estimate ocuringProfile;Estimate ocuringProfile;Estimate ocur$	initiator socket target socket initiator target socket b_transport() target implements b_transport() target implements <td< td=""></td<>
• Greedy Partitioning: Starting from a pure SW partition objects are moved into HW partition until performance requirements are met P _{int} = { p_{un}, p_{un} } = { 0, Ø }, minimize HW portion for reasons: area, development effort • Gupta Partitioning: Starting from a pure HW partition, objects are moved to SW partition as long as performance requirements are still met and target function is improved $p_{un} = {p_{un}, p_{un}} > {0, Ø }$, minimize SW portion owhile considering performance condition and target function optimization • Tabu Search: Heuristic search method; fast and nearly optimal solving of	Periodic scheduling of iterations; simultaneous processing of tasks belonging	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) be measured updates for a design D , Palotitin energy: $BE = \frac{ E(D)-M(D) }{2}$	multiple CPUS – CPU technology data contain details such as CPI, register set, SSA, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated Test = (mstructions Program) + (Clock cycles) - Clock cycles - Clock cycle - Clock - C	initiator socket target socket initiator target socket b_transport() target implements b_transport() target implementation -> Architecture; more than one architecture design per fntty possible but an architecture belones to exactly to use fntty (allocate by Configuration)
• Greedy Partitioning: Starting from a pure SW partition objects are moved into HW partition until performance requirements are met P _{ent} = { p_{ent}, p_{ent} } = { 0, \emptyset }, minimize HW portion for reasons: area, development effort • Gupta Partitioning: Starting from a pure HW partition, objects are moved to SW partition as long as performance requirements are still met and target function is improved $p_{ent} = { p_{ent}, p_{ent} } \in { 0, \emptyset }$, minimize HW porticion and target function optimization • Tabu Search: Heuristic search method; fast and nearly optimal solving of optimization problems; Starting: initial solution; Iteration: picks the best	Periodic scheduling Cocher and Pipelining (Concurrent Scheduling of iterations: simultaneous processing of tasks belonging to different iterations; Y(4), n) = t(4) + n P; n: Iteration index	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - M(D) }{N(D)}$	multiple CPUS – CPU technology data contain details such as CPI, register set, SSA, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated Test = (initiator socket target socket initiator initiator b_base point initiator contraction initiator Architecture initiator contraction initiator functionality Approaches: Modeling behaviour (through processes and
• Greedy Partitioning: Starting from a pure SW partition objects are moved into HW partition until performance requirements are met $P_{ent} = \{p_{ent}, p_{ent}\} = \{0, \emptyset\}$, iminize HW portion for reasons: area, development effort • Gupta Partitioning: Starting from a pure HW partition, objects are moved to SW partition as long as performance requirements are still met and target function is improved $P_{ent} = \{p_{ent}, p_{ent}\} = \{0, \emptyset\}$, minize HW porticion and target function optimization • Tabu Search: Heuristic search method; fast and nearly optimal solving of optimization problems; Starting: initial solution; Iteration: picks the best neighbour or the one with least degradation of result; Loops are prevented by considering only solutions which haven't been considered before (storing of last)	Periodic scheduling Scheduling of iterations: simultaneous processing of tasks belonging to different iterations; y(u, n) = t(u) + n ≥ n: iteration index	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - M(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations:	multiple CPUS – CPU technology data contain details such as CPI, register set, SS, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated Test = (Instructions Program Acplication secondor Bediene organization Profing Instruction Count Estimation: DFG $IC(P, r_k) = \sum_{v \in V} IC(v_i, r_k)$ DFG $IC(P, r_k) = \sum_{v \in V} IC(v_i, r_k)$ V = V = V = V = V = V = V = V = V = V =	initiator socket target socket initiator target indements bitamonth target ind
 Greedy Partitioning: Starting from a pure SW partition objects are moved into HW partition until performance requirements are met P_{int} = {p_{int} p_{int}} = {0, Ø}, j, minimize HW portion for reasons: area, development effort Gupta Partitioning: Starting from a pure HW partition, objects are moved to SW partition as long as performance requirements are still met and target function is improved P_{int} = {p_{int} p_{int}} = {0, Ø, Ø, j, minimize HW porticion and target function optimization Tabu Search: Heuristic search method; fast and nearly optimal solving of optimization problems; Starting: initial solution; Iteration: picks the best neighbour or the one with least degradation of result; Loops are prevented by considering only solutions which haven't been considered before (storing of las an solutions in TabuFifo); Escapes from local minima; Accepting a new solution 	Periodic scheduling content in the value of	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - M(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $E = \frac{2}{R} \sum_{i=1}^{N} \frac{n}{N} = \frac{1}{R} \frac{E(D) > E(D) > M(D) > M(D), V}{E(D)}$	multiple CPUS – CPU technology data contain details such as CPI, register set, SS, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated Test = totom acplication schement Bergen are constructions and comparison return of instruction count Estimation: DFG $IC(P, r_k) = \sum_{r_k \in T} IC(v_i, r_k)$ Sum of instructions of all tasks	Initiator socket target socket Initiator columner Target ingeneration Architecture; more than one architecture design per Entity possible but an architecture belongs to exactly one Entity (allocate by Configuration) Functionality Approaches: Modelling behaviour (through processes and concurrent signal assignments); Modelling the structure (through instantiation of given components and their interconnection) Interconnellision of HW (All statements in the datements exaction af the interconnection)
 Greedy Partitioning: Starting from a pure SW partition objects are moved into HW partition until performance requirements are met Par; = { Par; Par; } = { 0, Ø }, j, minnize HW portion for reasons: area, development effort Gupta Partitioning: Starting from a pure HW partition, objects are moved to SW partition along as performance requirements are still met and target function is improved Par; = { Par; Par; } = { 0, Ø }, minize HW portices are moved into HW partition as long as performance requirements are still met and target function is improved Par; = { Par; Par; } = { 0, Ø }, minize SW portion while considering performance condition and target function optimization Tabu Search: Heuristic search method; fast and nearly optimal solving of optimization problems; Starting: initial solution; Iteration: picks the best neighbour or the one with least degradation of result; Loops are prevented by considering only solutions which haven't been considered before (storing of lass nsolutions in TabuFifo); Escapes from local minima; Accepting a new solution implies; removal of oldest solution from TabuFifo (If TabuFifo is full); Length of TabuFifo to TabuFifo of TabuFifo is formal; Lonos max 	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - M(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 100 \% \mu_{ij} = \begin{bmatrix} 1 \\ 1 \\ E(D) > E(D) > (E(D) / M(D)) > M(D), \\ 0 \\ (D) = (E(D) - (D) / M(D)) = M(D) \\ 0 \\ 0 \\ else \end{bmatrix}$	$\begin{aligned} & \text{multiple CPUS - CPU technology data contain details such as CPI, register set, \\ & \text{Seconds} \\ & \text{Seconds} \\ & \text{Seconds} \\ & \text{Test effortiations} \\ & Test effor$	Initiator socket target socket Initiator socket target socket Initiator columner target inget inget methods Initiator columner target inget inget methods Initiator columner target inget inget methods Initiator columner target inget methods Initiator target inget methods Initiator target inget methods Initiator target inget methods Initiator target inget inget inget inget inget inget inget inget inge
 6reedy Partitioning: Starting from a pure SW partition objects are moved into HW partition until performance requirements are met P_{ne} = { p_{ne}, p_{ne} } = { 0, Ø }, minimize HW portion for reasons: area, development effort Gupta Partitioning: Starting from a pure HW partition, objects are moved into HW partition as long as performance requirements are still met and target function is improved P_{ent} = { p_{ne}, p_{ne} } = { 0, Ø }, minimize HW porticion and target function optimization Tabu Search: Heuristic search method; fast and nearly optimal solving of optimization problems; Starting: initial solution; Iteration: picks the best neighbour or the one with least degradation of result; Loops are prevented by considering only solutions which haven't been considered before (storing of las neutrons in TabuFifo); Escapes from local minima; Accepting a new solution implies; removal of oldest solution from TabuFifo (1 TabuFifo is full); Length of TabuFifo is fully. Length or the one very the solution target of TabuFifo is for somal: Loops may never the solution or the one very heaves of method TabuFifo to mail: Loops may occur; too large: Possibly no new neighbours are found which weren't beaves from theaves of method tabuFifo to somal: Loops may occur; too large: Possibly no new neighbours are found which weren't babefifo if theaves of method tabuFifo to somal: Loops may occur; too large: Possibly no new neighbours are found which weren't babefifo if theaves of method tabuFifo to somal: Loops may occur; too large: Possibly no new neighbours are found which weren't babefifo if theaves of method tabuFifo to the other (storing of las neighbour; too large: Possibly no new neighbours are found which weren't babefifo if theaves of method tabuFifo to the somal: Loops may occur; too large: Possibly no new neighbours are found which weren't babefifo if theaves of method tabuFifo to the somal solves may occur; too large: Possibly no new neighbours are found which weren't babefifo if the	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - M(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 100 \% \mu_{ij} = \begin{bmatrix} 1 & E(D) > E(D) > K(D) > M(D), > \\ E(D) < E(D) < E(D) > M(D) = M(D), \\ 0 & \text{obs} \end{bmatrix}$ Accuracy: E(1: 1/3+2/6+2/5=3/3/10; F2: 1/3+2/6+2/5=32/30)	multiple CPUS – CPU technology data contain details such as CPJ, register set, SS, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{ex} = \underbrace{m_{Program}}_{Program} \times \underbrace{Clock cycles}_{CPU architecture and} \times \underbrace{Clock Cycle}_{CPU architecture and} \times \underbrace{Clock Cycle}_{CPU architecture and} \times \underbrace{Clock Cycle}_{Program} \times \underbrace{CFU architecture and}_{Profering} \times CFG$ Instruction Count Estimation: DFG $IC(P, r_k) = \sum_{r, o''} IC(v_r, r_k)$ $= \underbrace{Sum of instructions of all tasks}_{running on a CPU of type r_k} \times IC(P, r_k) = \underbrace{\sum_{r, c''} (C(v_r, r_r) \times freq(v_r)}_{memory term} \times \underbrace{Seconds}_{requency} \times freq(v_r)$	Initiator socket Target socket Initiator Target isocket Initiator </td
<text><list-item><list-item><list-item></list-item></list-item></list-item></text>	$\begin{tabular}{ c c c c } \hline Periodic scheduling of iterative tasks with execution interval period) P for planing loops and Pipelining (Concurrent scheduling of sub-tasks rom different iterations; simultaneous processing of tasks belonging to different iterations \Rightarrow otherwise sequential \begin{tabular}{lllllllllllllllllllllllllllllllllll$	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - M(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{bmatrix} 1 & E(D) > E(D) < M(D) > M(D) > M(D), M(D) < M(D), M(D)$	multiple CPUS – CPU technology data contain details such as CPJ, register set, SQ, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{esc} = \underbrace{\left(\begin{array}{c} Clock cycles \\ Program \\ etc. \\ Profing \\ Profing \\ Profing \\ \hline DFG \\ IC(P, r_k) = \sum_{r_i \in I} IC(v_i, r_k) \\ r_{ir} \in IC(v_i, r_k) \\ r_{ir} \in IC(v_i, r_k) \\ \cdot reg(5) = 1 \\ \cdot reg(5) + 1 \\ \cdot reg(5$	Imitator socket Target socket Imitator socket Target socket Imitator socket Target indements Imitator Target indements
 Created Partitioning: Starting from a pure SW partition objects are used in the Maria from ance requirements are met P_{ine} = { p_{ine} p_{ine} } = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,	$\begin{tabular}{ c c c c } \hline Periodic scheduling content of the absolution of the $	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = [E(D) - M(D)]$; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - M(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{bmatrix} 1 & E(D) > E(D) \land M(D) \land M(D), $	multiple CPUS – CPU technology data contain details such as CPJ, register set, SA, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{esc} = \underbrace{\left(\begin{array}{c} Clock cycles \\ Program \\ etc. \\ Profing \\ Profing \\ Profing \\ Instruction Count Estimation: \\ DFG \\ IC(P, r_k) = \sum_{v, eff} IC(v_i, r_k) \\ \vdots \\ running on a CPU of type r_k \\ \cdot \\ reg(5) = 1 \\ \cdot \\ reg(5) = 1 \\ \cdot \\ reg(3) = 1 \times freq(2) \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freg(5) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freg(5) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(2) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times freq(3) / N \\ \cdot \\ reg(3) = 1 \times freq(3) + (1+1) \times $	Imitator socket Target socket Imitator Target socket
 4. Construction of the static s	$\begin{tabular}{ c c c c c } \hline \hline \\ $	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - M(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{cases} 1 & E(D) > E(D) \land M(D) > M(D), \\ E(D) = E(D) \land M(D) = M(D) \\ 0 & else \end{cases}$ Accuracy: E1: 1/3(1+1)=3/3; E2: 1/3(1+0+1)=2/3 IP each for correct Accuracy/Fidelity values E1 is better than E2	multiple CPUS – CPU technology data contain details such as CPI, register set, SA, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{esc} = \underbrace{mtructions}_{Program} \times \underbrace{Clock cycles}_{CPU architecture and} \times \underbrace{Clock cycles}_{Clock cycle} \times \underbrace{Seconds}_{Clock cycle} \\ T_{esc} = \underbrace{mtructions}_{Profileg} \times \underbrace{CPU architecture and}_{Profileg} \times \underbrace{CFU architecture and}_{Profileg} \times \underbrace{CFG}_{Dist} \times \underbrace{Clock cycle}_{CPU architecture and} \times \underbrace{Clock cycle}_{Profileg} \times \underbrace{CFG}_{PU architecture and} \times \underbrace{Clock cycle}_{Pot architecture and} \times \underbrace{CFG}_{PU architecture a$	Initiator socket Larget socket Initiator socket Larget socket Initiator socket Larget socket Initiator Larget socket Initiator <t< td=""></t<>
 4. Construction of the set of t	$\label{eq:resources} \begin{array}{c} 2 \\ 1 \\ \hline \\ 1 \\ \hline \\ 0 \\ 2 \\ \hline \\ 0 \\ 0$	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - M(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{cases} 1 & E(D) > E(D) < E(D) \land M(D) > M(D), \\ E(D) = E(D) \land M(D) > M(D), \\ E(D) = E(D) \land M(D) = M(D) \\ 0 & else$ Accuracy: E1: 1/31/2/6+2/5=32/30; E2: 1/3+2/6+2/5=32/30 Fidelity: E1: 1/3(1+1+1)=3/3; E2: 1/3(1+0+1)=2/3 IP each for correct Accuracy/Fidelity values E1 is better than E2 10 	$ \begin{aligned} & \text{multiple CPUS - CPU technology data contain details such as CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy - Technology data is estimated \\ & \textbf{T}_{esc} = \underbrace{(mstructions)}_{mstruction} \times \underbrace{(Clock cycles)}_{regendent} \times \underbrace{(Clock cycles)}_{regendent}$	WHOLE Entity: defines a, Black Box" with information: Model Name and Ports (inputs / outputs); No information concerning function and its implementation -> Architecture; more than one architecture design per Entity possible but an architecture more than one architecture design per Entity possible but an architecture more than one architecture design per Entity possible but an architecture more than one architecture design per Entity possible but an architecture belongs to exactly one Entity (allocate by Configuration) Sunctionality Approaches: Modelling behaviour (through processes and concurrent signal assignments); Modelling the structure (through instantiation of given components and their interconnection) Inherent parallelism of HW: All statements in the statements is irrelevant! (Inherent parallelism of HW) Processes: Complex functionalities cannot be modeled using only concurrent signal assignments -> Process: Interface between concurrent and sequential modeling; Acts like one concurrent statement, however, process statements are executed sequentially (if-else structure) Concurrency - Detta Cycles: Evaluate-Update scheme: 1. PA (Process Activation phase); all activated processes are executed, sequence undefined; 2. SA (Signal)
<text><list-item><list-item></list-item></list-item></text>	Periodic scheduling CScheduling of iterative tasks with execution interval period) P for planning loops and Pipelining (Concurrent scheduling of sub-tasks rom different iterations); t(vi, n) = t(vi) + n P; n: iteration index Concurrent Scheduling of iterations: simultaneous processing of tasks belonging to different iterations); t(vi, n) = t(vi) + n P; n: iteration index Concurrent Scheduling of iterations: simultaneous processing of tasks belonging to different iterations → otherwise sequential Not-overlapping Schedules: Tasks scheduled in the base interval boundaries t = 0 und t = P. Relevant for architectures with synchronization points at interval boundaries. (here also concurrent) Overlapping Schedules: Tasks may expand beyond interval boundaries, however, repeat with period P. (here also concurrent) Sequential Scheduling of iterations:	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - H(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{cases} 1 & E(D) > E(D) \land M(D) > M(D), \\ E(D) \in E(D) \land M(D) < M(D), \\ E(D) \in E(D) \land M(D) = M(D) \\ 0 & else$ Accuracy: E1: 1/3(1+1)=3/3; E2: 1/3(1+0+1)=2/3 IP each for correct Accuracy/Fidelity values E1 is better than E2 10 4 4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5	multiple CPUS – CPU technology data contain details such as CPI, register set, SA, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{esc} = \underbrace{(mstructions)}_{Program} \times \underbrace{(Clock cycles)}_{CPU architecture and} \times \underbrace{(Clock cycles)}_{Clock cycle} \times \underbrace{(Clock cycles)}_{Profile} \times \underbrace{(Clock cycle)}_{Profile} \times \underbrace$	WHOLE The set of the
<image/> <list-item><list-item></list-item></list-item>	Periodic scheduling: Scheduling of iterations: scheduled in the base interval boundaries t = 0 und t = P. Relevant for architectures with synchronization points at interval boundaries t = 0 und t = P. Relevant for architectures with synchronization points at interval boundaries t, here also concurrent) Overlapping Schedules: Tasks scheduled in the base interval boundaries t = 0 und t = P. Relevant for architectures with synchronization points at interval boundaries. (here also concurrent) Overlapping Schedules: Tasks may expand beyond interval boundaries, however, repeat with period P. (here also concurrent) Sequential Scheduling of iterations: All tasks belonging to iteration have to be completely finished	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communication (transfer rate), Power Time (Design, Time-to-market) Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i=1}^{n} \mu_{ij} 100 \% \ \mu_{i} = \begin{bmatrix} 1 & E(0) > E(0) \land M(D) > M(D), \lor E(D) \\ 0 & eise \\ E(D) < E(D) \land M(D) < M(D), \lor \\ E(D) & eise(D) \land M(D) < M(D), \lor \\ 0 & eise \\ 1 & E(D) < E(D) \land M(D) = M(D) \\ 1 & E(D) < E(D) \land M(D) = M(D) \\ 1 & E(D) < E(D) \land M(D) = M(D) \\ 1 & E(D) < E(D) \land M(D) = M(D) \\ 1 & E(D) < E(D) \land M(D) = M(D) \\ 1 & E(D) < E(D) \land M(D) = M(D) \\ 1 & E(D) < E(D) \land M(D) < M(D) < E(D) \\ 1 & E(D) < E(D) \land M(D) = M(D) \\ 1 & E(D) < E(D) \land M(D) < M(D) < E(D) \\ 2 & E(D) < E(D) \land M(D) < M(D) < E(D) \\ 2 & E(D) < E(D) \land M(D) < E(D) \\ 3 & E(D) < E(D) \land M(D) < E(D) \\ 4 & E(D) < E(D) < E(D) \land M(D) < E(D) \\ 4 & E(D) < E(D) < E(D) \land M(D) < E(D) \\ 4 & E(D) < E(D) < E(D) \land M(D) < E(D) \\ 4 & E(D) < E(D) < E(D) \land M(D) < E(D) \\ 5 & E(D) < E(D) < E(D) < E(D) < E(D) \\ 4 & E(D) < E(D) < E(D) < E(D) < E(D) \\ 4 & E(D) < E(D) < E(D) < E(D) < E(D) \\ 4 & E(D) < E(D) < E(D) < E(D) < E(D) \\ 5 & E(D) < E(D) < E(D) < E(D) < E(D) < E(D) \\ 5 & E(D) < E(D) $	multiple CPUS – CPU technology data contain details such as CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{esc} = \underbrace{(mstructions}_{Program} \times \underbrace{(Clock cycles}_{CPU architecture and} \times \underbrace{(Clock cycles}_{Clock cycle}) \times \underbrace{(Clock cycles}_{Products} \times \underbrace{(Clock cycle}_{Products} \times \underbrace{(Clock cycle} \times $	WHOLE The second
<image/> <image/> <list-item><list-item></list-item></list-item>	Periodic scheduling: Scheduling of iterative tasks with execution interval period) P for planning loops and Pipelining (Concurrent scheduling of iterations: for different iterations); t(vi, n) = t(vi) + n P; n: iteration index Concurrent Scheduling of iterations: scheduled in the base interval [0,,P] do net expand over the boundaries t = 0 und t = P. Relevant for architectures with synchronization points at interval boundaries, (here also concurrent) Overlapping Schedules: Tasks wexpand beyond interval boundaries, however, repeat with period P. (here also concurrent) Sequential Scheduling of iterations: All tasks belonging to iteration have to be completely finished before tasks of the subsequent	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communication (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = [E(D) - M(D)]$; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - E(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of Correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i=1}^{n} \mu_{ij} 100 \% \ \mu_{ij} = \begin{pmatrix} 1 & E(D) > E(D) \land M(D) > M(D), \lor \\ E(D) = E(D) \land M(D) < M(D), \lor \\ E(D) = E(D) \land M(D) = M(D) \\ 0 & else$ Accuracy: E1: 1/3+2/6+2/5=32/30; E2: 1/3+2/6+2/5=32/30 Fidelity: E1: 1/3(1+1+1)=3/3; E2: 1/3(1+0+1)=2/3 IP each for correct Accuracy/Fidelity values E1 is better than E2 10 4 4 4 4 4 4 4 4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5	$ \begin{aligned} & \text{multiple CPUS - CPU technology data contain details such as CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy - Technology data is estimated \begin{aligned} & T_{\text{est}} & \underbrace{-\text{Instructions}}_{\text{Program}} & \underbrace{-\text{CPI}}_{\text{estimated}} & \underbrace{-\text{Seconds}}_{\text{Conce Cycles}} & \underbrace{-\text{Seconds}}_{\text{Form CPU data}} & \underbrace{-\text{CPI}}_{\text{regendents}} & \underbrace{-\text{Seconds}}_{\text{Program}} & \underbrace{-\text{CPI}}_{\text{estimated}} & \underbrace{-\text{Seconds}}_{\text{regendents}} & \underbrace{-\text{CPI}}_{\text{estimated}} & \underbrace{-\text{Seconds}}_{\text{Program}} & \underbrace{-\text{CPI}}_{\text{estimated}} & \underbrace{-\text{Seconds}}_{\text{Program}} & \underbrace{-\text{CPI}}_{\text{estimated}} & \underbrace{-\text{Seconds}}_{\text{Program}} & \underbrace{-\text{CPI}}_{\text{estimated}} & \underbrace{-\text{Seconds}}_{\text{Program}} & \underbrace{-\text{Seconds}}_{\text{Program}} & \underbrace{-\text{CPI}}_{\text{estimated}} & \underbrace{-\text{Seconds}}_{\text{Program}} & \underbrace{-\text{CPI}}_{\text{estimated}} & \underbrace{-\text{Terr}}_{\text{From CPU data}} & \underbrace{-\text{Seconds}}_{\text{Program}} & \underbrace{-\text{CPI}}_{\text{estimation}} & \underbrace{-\text{CPI}}_{\text$	WIDE WIDE Entity: defines a, Black Box" with information: Model Name and Ports (inputs / outputs); No information concerning function and its implementation -> Architecture; more than one architecture design per Entity possible but an architecture more than one architecture design per Entity possible but an architecture more than one architecture design per Entity possible but an architecture more than one architecture design per Entity possible but an architecture belongs to exactly one Entity (allocate by Configuration) Sunctionality Approaches: Modelling behaviour (through processes and concurrent signal assignments); Modelling the structure (through instantiation of given components and their interconnection) Inherent parallelism of HW: All statements in the statements is irrelevant! (Inherent parallelism of HW) Processes: Complex functionalities cannot be modeled using only concurrent signal assignments >> Process: Interface between concurrent and sequential modeling; Acts like one concurrent statement, however, process statements are executed sequentially (if-else structure) Concurrency — Delta Cycles: Evaluate-Update scheme: 1. PA (Process Activation phase); all activated processes are executed, sequence undefined; 2. SA (Signal Assignment phase): signals get newly assigned values; If SA activates further processes, repetition of PA-SA Sequence until stable state is reached Sequential Statements: If: Flies, Case-When Modeling Synchronous Gircuits; Assigned disnak will herome register in HW-
<image/> <image/> <list-item><list-item></list-item></list-item>	Periodic scheduling: Scheduling of iterative tasks with execution interval period) P for planning loops and Pipelining (Concurrent Scheduling of iterations: o different iterations?): t(vi, n) = t(vi) + n P; n: iteration index Concurrent Scheduling of iterations: scheduled in the base interval [0,,P] do net expand over the boundaries t = 0 und t = P. Relevant for architectures with synchronization points at interval boundaries, (here also concurrent) Overlapping Schedules: Tasks however, repeat with period P. (here also concurrent) Sequential Scheduling of iterations: All tasks belonging to iteration inshed before tasks of the subsequent iteration may be started.	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Stimation accuracy: Acc = $ E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - H(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i=1}^{n} \mu_{ij} 100 \% \ \mu_{ij} = \begin{pmatrix} 1 & E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) = E(D) \land M(D) < M(D), \lor \\ E(D) = E(D) \land M(D) = M(D$	multiple CPUS – CPU technology data contain details such as CPJ, register set, No need that compiler exists already at design time of CPU; Disadvantage: ower accuracy – Technology data is estimated $T_{es} = \underbrace{(mstructions)}_{Program} + \underbrace{(Clock cycles)}_{Program} + (Cloc$	WHOLE WIDE Characterized and the interconnection Characterized and the interconnection Concurrency - Delta Cycles: Evaluate-Update scheme: 1. PA (Process Activation phase): signal segt newly assigned value; if SA activates further processes, repetition of PA-SA Sequence until stable state is reached Sequential Statements: if-Else, Case-When Modeling Synchronous Circuits: Assigned signals will become registers in HW; Apply vent-Attribute only to clock!
<image/> <list-item><list-item></list-item></list-item>	Periodic scheduling: Scheduling of iterative tasks with execution interval period) P for planning loops and Pipelining (Concurrent Scheduling of iterations: scheduled in the base interval [0P] do not expand over the boundaries t = 0 und t = P. Relevant for architectures with synchronization points at interval boundaries t, (here also concurrent) Overlapping Schedules: Tasks scheduled in the base interval [0P] do not expand over the boundaries t, (here also concurrent) Overlapping Schedules: Tasks mexpand beyond interval boundaries, however, repeat with period P. (here also concurrent) Sequential Scheduling to iterations: All tasks belonging to iteration inshed before tasks of the subsequent iteration may be started.	6. Design Estimation Techniques Besign parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Cotss: HW (lest, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communication (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - M(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i=1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{cases} 1 & E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) & E(D) \land M(D) < M(D), \lor \\ E(D) & E(D) \land M(D) < M(D), \lor \\ E(D) & E(D) \land M(D) < M(D), \lor \\ E(D) & E(D) \land M(D) = M(D)$	multiple CPUS – CPU technology data contain details such as CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{es} = \underbrace{(mstructions)}_{Program} + \underbrace{(Clock cycles)}_{Program} + (Clo$	WHOLE Characterization Characterization
<image/> <list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item>	Periodic scheduling: Scheduling of iterative tasks with execution interval period P for planning loops and Pipelining (Concurrent scheduling of iterations: o different iterations); t(vi, n) = t(vi) + n P; n: iteration index Concurrent Scheduling of iterations: scheduled in the base interval [0,,P] do not expand over the boundaries t = 0 und t = P. Relevant for architectures with synchronization points at interval boundaries; (here also concurrent) Overlapping Schedules: Tasks however, repeat with period P. (here also concurrent) Sequential Scheduling of iterations: All tasks belonging to iteration in have to be completely finished before tasks of the subsequent iteration may be started. Fully-static Scheduling: All iterations of at skar ebound to the same resource (instance).	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Cotss: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communication (transfer rate), Power Time (Design, Time-to-market) Estimation accuracy: $Acc = E(D) - M(D) $; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{ E(D) - K(D) }{M(D)}$ Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 00\% \ \mu_{i} = \begin{cases} 1 & E(D) < E(D) \land M(D) > M(D), \lor E(D) \\ E(D) < E(D) \land M(D) > M(D), \lor E(D) \\ E(D) < E(D) \land M(D) > M(D), \lor E(D) \\ E(D) < E(D) \land M(D) > M(D), \lor E(D) \\ E(D) < E(D) \land M(D) > M(D), \lor E(D) \\ E(D) < E(D) \land M(D) > M(D), \lor E(D), \land M(D) = M(D) \\ 0 & else$ Accuracy: E1: 1/3+2/6+2/5=32/30; E2: 1/3+2/6+2/5=32/30 Fidelity: E1: 1/3+2/6+2/5=32/30; E2: 1/3+2/6+2/5; E2: 1/3+2/6+2/5=32/30; E2: 1/3+	multiple CPUS – CPU technology data contain details such as CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{es} = \underbrace{(mstructions)}_{Program} + \underbrace{(CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated T_{es} = \underbrace{(mstructions)}_{Program} + \underbrace{(CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated T_{es} = \underbrace{(mstructions)}_{Program} + \underbrace{(CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated T_{es} = \underbrace{(mstructions)}_{Program} + (CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: CPI determined by Endown Program memory (Aggregate instructions of all tasks times perand size of the respective CPU exceeded is transfered in the register set, No need that emplates and loops is the register set, No need that emplates and loops is the register set, No need that emplates and loops is the register set, No need that emplates and loops is the register set, No need that is the register set, No need that is the register set, No need that emplates and loops is the register set, No need that is the register set, No need that is the register set, No need that is the regeneration of the respective CPU explores and set of the respective CPU explores are set of the respective CPU ex$	 initiation socket using it socket using only concurrent signal assignments by Process in the statement, however, process statements are executed sequential statements will follow the statement and sequential modeling. Acts like one concurrent signal assignments by Process in the statement is is relevant in the statements are reversed sequential statements. How Process Statements are executed sequent and sequential modeling. Acts like one concurrent signal assignments by Modeling the structure (through instantiation of given concurrent signal assignments): Modeling the structure (through instantiation of given concurrent signal assignments): Modeling the structure (through instantiation of given components and their interconnection). Interent parallelism of HW: All statements in the statements is irrelevant! (Inherent parallelism of HW: All statements in the statements is irrelevant! (Inherent parallelism of HW: All statements in the statements is irrelevant! (Inherent parallelism of HW: All statements in the statements is irrelevant! (Inherent parallelism of HW: All statements in the statement is a statements are executed sequential (Height Statements): Additional titles cannot be modeled using only concurrent signal assignments >> Process: Interface between concurrent and sequential modeling; Acts like one concurrent statement, however, process statements are executed sequential (Height Statements): As activates further processes, repetition of PA-SA Sequence until stable state is reached Sequential Statement: if Else, Case When Modeling Synchronous Circuits: Assigned signals will become registers in HW; Apply event-Attribute only to clock! Modeling Sprotronous Circuits: Assigned signals will become registers in HW; Apply event-Attribute only to clock!
<image/> <list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item>	Periodic scheduling: Scheduling of iterative tasks with execution interval period P for planning loops and Pipelinnig (Concurrent Scheduling of iterations: o different iterations?; t(vi, n) = t(vi) + n P; n: iteration index Concurrent Scheduling of iterations: scheduled in the base interval [0,,P] do not expand over the boundaries t = 0 und t = P. Relevant for architectures with synchronization points at interval boundaries; (here also concurrent) Overlapping Schedules: Tasks however, repeat with period P. (here also concurrent) Sequential Scheduling of iterations: All tasks belonging to iteration in have to be completely finished before tasks of the subsequent iteration may be started. Fully-static Scheduling: All iterations of a task are bound to the same resource (instance).	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communication (transfer rate), Power Time (Design, Time-to-market) Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{cases} 1 \text{ E}(0) < \text{E}(0) \land \text{MO}) > \text{MO}(0), \lor \text{E}(0) \\ \text{E}(0) < \text{E}(0) \land \text{MO}) > \text{MO}(0), \lor \text{E}(0) \\ \text{E}(0) < \text{E}(0) \land \text{MO}) > \text{MO}(0), \lor \text{E}(0) \\ \text{E}(0) < \text{E}(0) \land \text{MO}) > \text{MO}(0), \lor \text{E}(0) \\ \text{C}(0) < \text{E}(0) \land \text{MO}(0) < \text{MO}(0), \lor \text{E}(0) \\ \text{C}(0) < \text{E}(0) \land \text{MO}(0) < \text{MO}(0), \lor \text{E}(0) \\ \text{C}(0) < \text{E}(0) \land \text{MO}(0) < \text{MO}(0), \lor \text{E}(0) \\ \text{C}(0) < \text{E}(0) \land \text{MO}(0) < \text{MO}(0), \lor \text{E}(0) \\ \text{C}(0) < \text{E}(0) \land \text{MO}(0) < \text{MO}(0), \lor \text{E}(0) \\ \text{C}(0) < \text{E}(0) \land \text{MO}(0) < \text{MO}(0), \lor \text{E}(0) \\ \text{C}(0) < \text{E}(0) \land \text{MO}(0) < \text{MO}(0), \lor \text{E}(0) \\ \text{C}(0) < \text{E}(0) \land \text{MO}(0) < \text{MO}(0), \lor \text{E}(0) \\ \text{C}(0) < \text{E}(0) \land \text{MO}(0) < \text{MO}(0), \lor \text{C}(0), \lor \text{C}(0), \lor \text{E}(0) \\ \text{C}(0) < \text{E}(0) \land \text{MO}(0) < \textup{MO}(0), \lor \text{C}(0), \lor \text{C}(0), \lor \text{C}(0) \\ \text{C}(0) < \text{E}(0) \land \text{MO}(0) < \textup{MO}(0), \lor \square(0), \lor \text{C}(0), \lor \text{C}(0) \\ \text{C}(0) < \text{E}(0) < \text{E}(0) \land \text{C}(0), \lor \text{C}$	multiple CPUS – CPU technology data contain details such as CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{es} = \underbrace{(mstructions)}_{Program} + \underbrace{(lower accuracy)}_{Program} + (lower accur$	initiation socket initiation socket Architecture initiation socket Architecture initiation socket initiation socket initiation socket oncurrent signal assignments): Modelling the structure (through processes and concurrent signal assignments): Modelling the structure (through instantiation of given components and their interconnection). Inherent parallelism of HW: All statements in the statements is irrelevant! (nherent parallelism of HW: All statements in the statements is irrelevant! (nherent parallelism of HW: All statements in the statements is irrelevant! (nherent parallelism of HW: All statements in the statements is irrelevant! (nherent parallelism of HW: All statements in the statements is irrelevant! (nherent parallelism of HW: All statements in the statements is irrelevant! (nherent parallelism of HW: All statements in the statements is irrelevant! (nherent parallelism of HW: All statements in the statements is irrelevant! (nherent parallelism of HW: All statements in the statements is irreleva
<image/> <list-item><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></list-item>	Periodic scheduling: Scheduling of iterative tasks with execution interval period P for planning loops and Pipelining (Occurrent scheduling of iterations: simultaneous processing of tasks belonging to different iterations \$> otherwise sequential Not-overlapping Schedules: Tasks may content to a schedule in the base interval [0,P] do not expand over the boundaries t = 0 und t = P. Relevant for architectures with service sequential Not-overlapping Schedules: Tasks may content iteration s \$> otherwise sequential Not-overlapping Schedules: Tasks may continue to use of the schedule in the base interval [0,P] do not expand over the boundaries t = 0 und t = P. Relevant for architectures with service (ner also concurrent) Overlapping Schedules: Tasks may boundaries, however, repeat with period P. (here also concurrent) Sequential Scheduling of iterations: All tasks belonging to iteration in have to be completely finished before tasks of the subsequent iteration may be started. Fully-static Scheduling; All iterations of a task are bound to the same resource (instance). Cyclo-static with periodicity K: K	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communication (transfer rate), Power Time (Design, Time-to-market) Estimation fidelity: Fidelity F is defined as percentile of Correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{cases} 1 & E(0) < E(0) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) > M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D), \lor \\ E(D) < E(D) \land M(D) = M(D) = M(D) $	multiple CPUS – CPU technology data contain details such as CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{es} = \underbrace{(mstructions)}_{Program} + \underbrace{(lock cycles)}_{Program} + (lock $	<pre>initiation socket imper socket initiation initiation initiation of given components and their interconnection). Inderent parallelism of HW: All statements in the statements is irrelevant inherent parallelism of HW: All statements in the statements is irrelevant inherent parallelism of HW: All statements in the statements is irrelevant inherent parallelism of HW: All statements in the statements is irrelevant inherent parallelism of HW: All statements in the statement is socket index is all activated processes are executed, sequence undefined; 2. SA (Signal Assignment socket is sequentially (Heise structure) Socket is all activated processes are executed, sequence undefined; 2. SA (Signal Assignment shase : Signale structure; Signal assignments in HW; Apply event-Attribute only to clock! Typical Modeling Errors: More than one assignment when modeling combinatorial logic Undesired Latch for Signal s2 Error in the stope on Pars (2. che ADD) is first in the stope on the stope on the stope on the stope on the stope on the clocket in the stope on the stope on the stope on the stope on the clocket in the stope on the stope on the stope on the stope on the stope on the stope on the stope on the stope on the stope on the st</pre>
<text><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></text>	Periodic scheduling: Scheduling of iterative tasks with execution interval periodic scheduling of iterations and Pipelining (Occurrent scheduling of iterations: simultaneous processing of tasks belonging to different iterations s ² otherwise sequential Not-overlapping Schedules: Tasks may boundaries; here also concurrent) Not-overlapping Schedules: Tasks may boundaries; here also concurrent) Overlapping Schedules: Tasks may boundaries; however, repeat with period P. (here also concurrent) Sequential Scheduling of iterations: All tasks belonging to iteration and have to be completely finished before tasks of the subsequent iteration may be started. Fully-static Scheduling: All iterations of a task may become thereid to the same resource (instance). Cyclo-static with periodicity K: K subsequent iterations of a task may	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{cases} 1 & E(0) < E(0) / M(0) > M(0) \\ 0 & else \end{cases}$ Accuracy: E1: 1/3+2/6+2/5=32/30; E2: 1/3(1+0+1)=2/3 IP each for correct Accuracy/Fidelity values E1 is better than E2 $I = \frac{1}{0} \sum_{i=1}^{n} \sum_{j=1}^{n} \mu_{ij} (a g (area, Soc - CPU, Mem), Module (Pin Count), Yes (time on test device), Development (Team size, Complexity, lion share!) HW-Cost Metrics: Compute performance, Communication band with, throughput, Processing Time/Latency, Clock Rate Tex = - Rinstr + T * CPI$	multiple CPUS – CPU technology data contain details such as CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{es} = \underbrace{(mstructions)}_{Programmed} + \underbrace{(Clock cycles)}_{Programmed} + \underbrace{(Clock Cycles)}_{Pr$	$\begin{aligned} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$
<image/> <list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item>	Periodic scheduling: Scheduling of iterative tasks with execution interval period P for planning tops and Pipelining (Occurrent scheduling of iterations: simultaneous processing of tasks belonging to different iterations s ¹ otherwise sequential Not-overapping Schedules: Tasks subschedules of the association points at interval boundaries, (here also concurrent) Image: Schedules: Tasks subschedules: Tasks subo	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{i=1}^{n} \sum_{j=i+1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{cases} 1 & E(0) < E(0) \land M(D) < M(D) \land M(D) \\ E(0) & E(D) \land M(D) < M(D) \land M(D) \\ E(0) & E(D) \land M(D) < M(D) \land M(D) \\ 0 & olse \end{cases}$ Accuracy: E1: 1/3+2/6+2/5=32/30; E2: 1/3(1+0+1)=2/3 IP each for correct Accuracy/Fidelity values E1 is better than E2 10 10 10 10 10 10 10 10 10 10	multiple CPUS – CPU technology data contain details such as CPJ, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{es} = \underbrace{(minitudions)}_{Program} + \underbrace{(lock cycles)}_{Program} + (lock $	 Initiation socket upper backet of the socket of the socket
<text><list-item><list-item><list-item><list-item><list-item><table-container></table-container></list-item></list-item></list-item></list-item></list-item></text>	Periodic scheduling: Scheduling of iterative tasks with execution interval period P for planning tops and Pipelining (Occurrent scheduling of iterations: simultaneous processing of tasks belonging to different iterations s ¹ otherwise sequential Not-overapping Schedules: Tasks schedules of the base interval boundaries to und t = P. Relevant for architectures with synchronization points at interval boundaries, (here also concurrent) Overapping Schedules: Tasks may expand beyond interval boundaries, (here also concurrent) Overapping Schedules: Tasks may expand beyond interval boundaries, however, repeat with period P. (here also concurrent) Sequential Scheduling of iterations: All tasks belonging to iteration in have to be completely finished before tasks of the subsequent iterations of a task are bound to the same resource (instance). Cyclo-static with periodicity K: K subsequent iterations of a task may be bound to the same resource of the iterations (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n) has to be the same as the resource of the iteration (K + n	6. Design Estimation Techniques Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization. Estimation Metrics: Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communitcation (transfer rate), Power Time (Design, Time-to-market) Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations: $F = \frac{2}{n(n-1)} \sum_{t=1}^{n} \sum_{j=t=1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{cases} 1 E(0) > E(D) \times M(D) > M(D) \\ E(D) \in E(D) \times M(D) > M(D) \\ E(D) \in E(D) \times M(D) > M(D) \\ 0 else$ Accuracy: E1: 1/3+2/6+2/5=32/30; E2: 1/3(1+0+1)=2/3 IP each for correct Accuracy/Fidelity values E1 is better than E2 $I_{0} = \frac{1}{D_{1}} \sum_{i=1}^{n} \mu_{ij} 100 \% \mu_{i} = \begin{cases} 1 E(D) = E(D) \times M(D) \\ E(D) = E(D) \times M(D) = M(D) \\ 0 else \end{cases}$ HW-Cost Metrics: Manufacturing (area, SoC - CPU, Mem), Module (Pin Count), Test (time on test device), Development (Teamsize, Complexity, lion share!) HW-Performance Metrics: Compute performance, Communication band with, throughput, Processing Time/Latency, Clock Rate Tex = Ninstr * T * CPI SW-Cost Metrics: HW (components: CPU, RAM), Development (Teamsize, dominant!); Memory Demand (Program and Data Memory)	multiple CPUS – CPU technology data contain details such as CPI, register set, No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated $T_{es} = \underbrace{(mstructions)}_{Program} + \underbrace{(lock cycles)}_{Program} + (lock $	$\label{eq:started} \begin{tabular}{lllllllllllllllllllllllllllllllllll$