

1. Introduction HW/SW Codesign

Is about: specification & modelling of mixed HW/SW-Solutions at high abstraction levels, Optimized partitioning, scheduling & estimation with holistic HW/SW-component consideration to improve design quality (cost reduction, time-to-market) and optimized performance (low latency, high system throughput)

Motivation: increasing complexity & function diversity/performance, lower costs & shorter development cycles

Embedded System: application specific processing system embedded in bigger technical context, consists of cooperating optimized HW/SW components

Requirements for HW/SW Systems:

- RAS (Reliability, Availability, Serviceability): when $R(t)=\exp(-\lambda t)$

$$R(t) = MTF(system) = \sum MTF(subsystems) = \sum \frac{1}{failure_{rate}}$$

$$A(t) = MTF / (MTF + MTR)$$

$$S(t) = MTR \text{ (Mean time to repair)}$$

- **Efficiency:** Cost, energy, execution time, area

- **Real-time capability:** system reacts to external stimuli from environment in defined time; **Hard real-time condition:** Non-compliance may lead to system failure

- **Flexibility** (freely programmable CPU resources) Risk minimization, Time-to-market, Post-shipment upgrades

Computational density:

Compute operations per area and time $CD=ops/Lmin^2$; Computing Power $CP=CD \cdot N$ with N area in squares Lmin²

Functional diversity: number of operations which can be changed instantaneously of compute entity

Moore's Law: doubling of chip capacity every 2-3 years, how to deal with design gap?

Design Productivity Improvements by raised levels of abstraction: Polygons mask layout \rightarrow Transistor circuitry \rightarrow Logic gates (standard cells) \rightarrow RTL (Register Transfer Block, ALUs, Registers...) \rightarrow design \rightarrow HW-description languages and behavioural synthesis

Platform based SOC Design: Conquer design complexity by reuse maximization. Shorter development cycles & higher chances for (first time) fault-free Design. Standard On-Chip buses/interfaces, CPU's, SW-development environments

Abstraction Levels:


Level	Hardware	Software
System	Network of communicating sub-systems / tasks / processes which model the desired application or system functionality	
Architecture / Module	Processors, ASIC, Memory, Buses, I/O, ...	Interacting SW modules, processes, ...
RTL / Block	Counter, Comparator, ALUs, Registers, ...	Iterative loops, program sequences, ...
Logic / Expression	Logic gates, Flip-Flops, ...	Assignments, branches, arithmetic, logic operators, ...
Device / Instruction	MOSFET transistors, R, C, L, ...	Machine code instructions

2. Design Methodology

System design: process to implement a desired function with a given set of physical components;

Appropriate design process: Improves quality of the product, Reduces cost and development time (time-to-market)

Design Flow: has proven practical value, identifies design faults during early phases of design (at high abstraction level), Avoid time consuming and costly iterations across multiple abstraction levels; Top-Down-Design



- **Specification:** Description of system behavior with formal, executable models

- **Exploration:** Comparison of alternative realizations with respect to cost, performance, robustness, ...


- **Refinement:** Synthesis of a structural system representation out of the functional specification

- **Design space exploration:** roots on efficient estimation and simulation techniques which allow design characteristic evaluation prior to costly realization / implementation

Design at High Layers of Abstraction: Higher efficiency in design representation (few lines of HDL code represent multiple 1000 logic gates) and Oversees a much bigger implementation space (Avoids local optima)


Design Verification by Simulation: Simulation can't achieve exhaustive coverage of input combinations: 32-bit ALU has $2^{32} \times 2^{32} = 2^{64}$ input combinations, but is meaningful to reasonable subset of input combinations; Typical input patterns obtain confidence in design but cannot prove correctness nor completeness

Simulation



Design Views:

Design Stage	Starting Point	End Point
Implementation	Behavior (Structure)	Structure
Analysis	Structure	Behavior
Optimization	Momentary iteration of a particular view and level	Improved iteration of same view and level
Refinement	Abstract design representation	More detailed design representation under same view
Synthesis	Behavior	More detailed and optimized structure
Abstraction	Detailed design representation	More abstract design representation under same view
Generation	Structure	Physical / geometric design representation
Extraction	Physical / geometric design representation	Structure



3. Specification & Modeling

Specification: defines supported functionality of system -> model is useful

Models: describe how a system functions; Characteristics: Formal (complete/partial) description of a system, without unnecessary detail (abstraction), Understandable and simple to modify


Architectures: describe how the system is implemented

Virtual Prototypes: allow for the HW and SW components of a system to be developed in parallel (instead of sequential) by an ISA compatible HW-model

Classification	Typ. Examples
State-oriented	Communicating finite state machines (CFSM), Classical state machines
Activity-oriented	Asynchronous Message Passing (Kahn Process Networks), Synchronous Message passing
Structure-oriented	Component connection diagram (CCD)
Time-oriented	Discrete-time event model, Continuous-time event model (Differential equations)
Data-oriented	Message Sequence Charts
Combination	

Graph Models:

State oriented: states (vertices) connected by state transitions (edges), triggered by external events; best suited for describing control units (real-time controllers, timing-latency important)



Moore State Machine:
 +: No combinational path (limits logic depth, used in design style)
 $T_{clk} > T_{logic} + T_{setup} + T_{pd}$
 -: Large number of states

Mealy State Machine:
 +: Fewer states, clear layout; Most general FSM
 -: Long combinational paths when multiple FSMs are concatenated; output depend on current state and input Avoid whenever possible!

Control Flow Graph (CFG)

a directed, possibly cyclic graph; Vertices represent code without jumps; Edges represent jumps in the control flow

Transitions in a CFG are triggered solely by the completion of the preceding block

Only a single branch is taken to transition from one block to the next (unique!)

Activity oriented: describe a system as a set of actions which resolve dependencies, best suited for transformational systems (digital signal processing; data passed through a transfer function at a fixed rate.)

Data Flow Graph (DFG)

describe the data dependencies between a number of operations

a directed, acyclic graph; Vertices=operations; Edges = data flow; multiple-edges being traversed possible (unique)

DFG's calculations are triggered by availability of data cannot portray branches in code, but can depict parallelization

Structure Oriented Model:

describe a system as a set of physical components and their interconnects; used to depict the physical configuration of a system.

Data Oriented Model: describe a system as a hierarchy of data structures, best suited for describing systems in which the structural representation of data is more important than the system's functionality (e.g. databases)

Combined Models: merges benefits of simpler models, allows complete description of a complex system, best for systems that span a large design domain, e.g. real-time systems or ASICs.

Control Data Flow Graph:

Simultaneous description of the control-structure (e.g. branches) and data dependencies

CFG: State machine representing the sequential control flow; The operations contained within a block (vertex) are expanded in form of a DFG

DFG: NOP operations provide a uniform entry and exit point for each block

Model Characteristics:

Concurrency: often simpler to split system into concurrent sub-systems: e.g. 2 FSMs with 1 state is simpler than 1 FSM with 2 states.

Data oriented concurrency

No specific order, single assignment rule: every variable appears only once on the left hand

Control oriented concurrency

Explicit control instructions (fork-join concurrent behaviour) determine order of operations

State Transitions: transitions depend on conditions/states; system with N-states can have up to N² transitions => control centric behavior

Hierarchy: real systems are too complex to be viewed in entirety => hierarchy splits system into smaller subsystems so developers can focus on their sub-system (allows reuse, not in depth understanding needed)

Structural hierarchy

Every component is made up of a sub-structure to lower level of abstraction

Behavioural/functional hierarchy

Divides functions into sequential or concurrent sub-functions

Program Structures/Constructs: many functions can be described best by sequential algorithms including branches, iterations, subroutines...

Completion/Abschluss: process ability to indicate it has stopped: All calculations are made or all variables got assigned their new value

Communication: Connect HW/SW subsystems

Shared-Memory

Sending process writes global variable into shared resource; all receiving processes can now read var; sync must be done separate

Message-passing

1. Data between processes is exchanged through communication channels (uni-directional, point-to-point, shared bus)

2. channel can be blocking on non-blocking transfer
 -blocking-trans: sending process waits until receiving process has accepted data
 -non-blocking-trans: sending process writes data in queue and continues processing. Receiver can read it at its leisure => standard today, additional memory for queue needed.

Synchronization: concurrent processes are never fully independent of each other. Sync to exchange data; Connect HW/SW subsystems

Control oriented sync

Control structure of functions determine sync

Data oriented sync

Sync by using inter-process communication (shared memory, message passing)
 - using status detection


Exception Handling: Events like a reset or interrupt can abrupt terminate a process. If such event/exception occurs control is passed to a pre-defined exception handling routine.

Non-Determinism: allows specification of multiple options due to unclear best suiting operations for app. => put off final decision for later in design process

4. System Synthesis & HW/SW Partitioning


Design synthesis: Allocation: Selection and provisioning of processing resources; Mapping: Assignment of functions to resources; Scheduling: Determination of execution sequences and start times for tasks/processes under consideration of data dependencies in the task graph

Task Graph: (DFG) Vertex = tasks/processes; edges = data dependencies



Schedule: assigns each task v_i a start time $t_s(v_i)$, so that
 $t_s(v_i) \geq t_s(v_j) + d_{i,j}$
 Latency: $L_{max}(t(v_i) + d_i) - \min(t(v_i))$


Resource Graph:



Allocation: function $\alpha(r_k)$ assigns each resource a number of available resource instances


Mapping: $r_k = \beta(v_i)$ indicates a resource type, $\gamma(v_i)$ indicates the instance of the resource type r_k , which executes the task v_i

Architecture Graph:



Partition: assigns each vertex v_i of task graph to exactly one vertex q_i of architecture graph; Objective is to identify partition with the lowest cost for a given target function.

Target function: $F(P) = k_1 \cdot \text{area}(P) + k_2 \cdot \text{latncy}(P) + k_3 \cdot \text{power} = \min.$



Pareto-Analysis and Design Space

Reduction: Every combination of architecture/mapping corresponds to a design point in the multi dimensional space of possible target functions; Elimination of suboptimal design points via Pareto-Analysis (design point that cannot be improved in any target function without being deteriorated in at least one other target function)

Communications Vertices: Assignment of costs $c(r_k)$ and estimated communication latencies between tasks

Classification of partitioning methods: Constructive vs. transformational/iterative

Classification of partitioning algorithms: structural vs. functional

Criteria for partitioning: Abstraction level, Task granularity, Metrics and Estimation, Target function

Target/Cost-functions:

$$cost_f(P) = k_1 \cdot \text{area}(P) + k_2 \cdot \text{latncy}(P) + k_3 \cdot \text{power}$$

$$cost_f(P) = k_1 \cdot h(\text{area}, \overline{\text{area}}) + k_2 \cdot h(\text{latncy}, \overline{\text{latncy}}) + k_3 \cdot h(\text{power}, \overline{\text{power}})$$

$h()$: Zero cost function indicates how close metric is to target value (0 if $x \leq x_0$)

Closeness-functions: Measure indicating a force to group two objects during partitioning process; increased by number of connections/data/memory rages...

$$Closeness(p_i, p_j) = \frac{k_1 \cdot \text{inputs}_{i,j} + \text{wires}_{i,j} \cdot \text{size}_{max}}{\text{MaxConn}(P)^{k_2} \cdot \text{Min}(\text{size}_i, \text{size}_j)^{k_3}}$$


First term prefers objects with common data; Second term fosters largest possible groups while avoiding that all objects

Partitioning Methods: Complexity of partitioning problem $O(m^n)$ with m : architecture components and n : task objects (e.g. $n = 20, m = 4 = 1012$ possible partitions) => Cannot be dealt with „exhaustive search“ => use heuristic methods instead of exact ones (like LP – integer linear programming);

Constructive algorithms: Sequential adding of objects to existing groups based on closeness functions; Usually serve as start partitions for later usage of iterative methods; Difficult to identify or define a meaningful closeness function


- **Random grouping:** tasks are randomly mapped to resources in sequential fashion; complexity $O(n)$

- **Hierarchical Clustering:** (Functional) object / task is assigned to a group; Subsequent recalculation of closeness functions; Iteration of above steps till termination condition is fulfilled; Termination criteria: Number of remaining clusters/groups or getting below a certain closeness boundary (e.g. ≥ 15); Characteristics $O(n^2)$; applicable to sets with large number of objects; cannot overcome local minima - **Multistage Clustering:** Alternative method with different closeness functions per partitioning iteration




Transformational algorithms/iterative methods: (Iteratively) modifies already existing partitions with the expectation to find an even better solution; Typically uses target functions as optimization objective; Computation complexity of iterative methods grows linearly with number of partitioning alternatives investigated

- **Local Search:** Start at: initial solution; Iteration: Selection of solution(s) in neighbourhood of current solution due to cost function → Acceptance of best neighbour as new solution for next iteration; can escape local minima



- **Group Migration – Min Cut:** Move objects to different groups and determine the resulting deltas in target function; Object with biggest reduction / smallest increase (prevents local minima) in target function is moved to new group (calc internal & external costs!); Every object can be moved only once (prevents loops); When all objects have been moved, select partition with best target fn




i+1: delta cost = -13 for A to Part3

i+2: delta cost = -32 for C to Part 3

- **Ratio Cut method:** Prevent clustering of all objects into a single group by:

$$\text{Ratio} = \frac{\text{cut}(P)}{\text{size}(p1) \times \text{size}(p2)}$$

- **Simulated Annealing:** Simulated degradation of temperature T such that a thermal equilibrium is attained for each T; Also worse solutions out of neighbourhood may be taken, i.e. deteriorations are accepted if $\exp(-\text{delta}_T / T) > \text{config}(x)$; As temperature is reduced stepwise the exponent e approaches to infinity → probability to accept degradings is getting smaller with lower temp; SA is an exact (optimal) method when temperature degradation happens arbitrarily slowly; $O(e^{-x})$;



- **Greedy Partitioning:** Starting from a pure SW partition objects are moved into HW partition until performance requirements are met $P_{\text{met}} = \{P_{\text{max}}, P_{\text{min}}\} = \{0, \emptyset\}$; minimize HW portion for reasons: area, development effort

- **Gupta Partitioning:** Starting from a pure HW partition, objects are moved to SW partition as long as performance requirements are still met and target function is improved $P_{\text{met}} = \{P_{\text{max}}, P_{\text{min}}\} = \{0, \emptyset\}$; minimize SW portion while considering performance condition and target function optimization

- **Tabu Search:** Heuristic search method; fast and nearly optimal solving of optimization problems; Starting: initial solution; Iteration: picks the best neighbour or the one with least degradation of result; Loops are prevented by considering only solutions which haven't been considered before (storing of last n solutions in TabuFifo!); Escapes from local minima; Accepting a new solution implies; removal of oldest solution from TabuFifo (if TabuFifo is full); Length of TabuFifo influences effectiveness of method TabuFifo too small: Loops may occur; too large: Possibly no new neighbours are found which weren't considered yet

Tabu Search - Example

L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12
118	116	117	117	118	119	120	121	122	123	124	
125	126	127	128	129	130	131	132	133	134	135	
142	143	144	145	146	147	148	149	150	151	152	
159	160	161	162	163	164	165	166	167	168	169	
176	177	178	179	180	181	182	183	184	185	186	
193	194	195	196	197	198	199	200	201	202	203	
210	211	212	213	214	215	216	217	218	219	220	
227	228	229	230	231	232	233	234	235	236	237	
244	245	246	247	248	249	250	251	252	253	254	
261	262	263	264	265	266	267	268	269	270	271	
278	279	280	281	282	283	284	285	286	287	288	
295	296	297	298	299	300	301	302	303	304	305	
312	313	314	315	316	317	318	319	320	321	322	
329	330	331	332	333	334	335	336	337	338	339	
346	347	348	349	350	351	352	353	354	355	356	
363	364	365	366	367	368	369	370	371	372	373	
380	381	382	383	384	385	386	387	388	389	390	
397	398	399	400	401	402	403	404	405	406	407	
414	415	416	417	418	419	420	421	422	423	424	
431	432	433	434	435	436	437	438	439	440	441	
448	449	450	451	452	453	454	455	456	457	458	
465	466	467	468	469	470	471	472	473	474	475	
482	483	484	485	486	487	488	489	490	491	492	
499	500	501	502	503	504	505	506	507	508	509	
516	517	518	519	520	521	522	523	524	525	526	
533	534	535	536	537	538	539	540	541	542	543	
550	551	552	553	554	555	556	557	558	559	560	
567	568	569	570	571	572	573	574	575	576	577	
584	585	586	587	588	589	590	591	592	593	594	
599	600	601	602	603	604	605	606	607	608	609	
616	617	618	619	620	621	622	623	624	625	626	
633	634	635	636	637	638	639	640	641	642	643	
650	651	652	653	654	655	656	657	658	659	660	
667	668	669	670	671	672	673	674	675	676	677	
684	685	686	687	688	689	690	691	692	693	694	
699	700	701	702	703	704	705	706	707	708	709	
716	717	718	719	720	721	722	723	724	725	726	
733	734	735	736	737	738	739	740	741	742	743	
750	751	752	753	754	755	756	757	758	759	760	
767	768	769	770	771	772	773	774	775	776	777	
784	785	786	787	788	789	790	791	792	793	794	
799	800	801	802	803	804	805	806	807	808	809	
816	817	818	819	820	821	822	823	824	825	826	
833	834	835	836	837	838	839	840	841	842	843	
850	851	852	853	854	855	856	857	858	859	860	
867	868	869	870	871	872	873	874	875	876	877	
884	885	886	887	888	889	890	891	892	893	894	
899	900	901	902	903	904	905	906	907	908	909	
916	917	918	919	920	921	922	923	924	925	926	
933	934	935	936	937	938	939	940	941	942	943	
950	951	952	953	954	955	956	957	958	959	960	
967	968	969	970	971	972	973	974	975	976	977	
984	985	986	987	988	989	990	991	992	993	994	
999	1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	

5. Scheduling

Aim: Determines the execution sequence and start times of tasks between different and onto the same resource under consideration of data dependencies in the task graph

Classification:

Preemptive scheduling: Possibility to interrupt execution of a task during run time (to benefit other task) and resume execution on same/different resource;

Only meaningful when processing time considerably larger than dispatch/switch latency

Static scheduling: Determines the execution sequence and start times of tasks at design or compilation time, Requires well-defined environment, mostly in data flow problems, + lower scheduling complexity at run time

Scheduling without resource constraints: (Theoretically) relevant to determine the lower bound for (processing) latency

- **As Soon As Possible (ASAP):** Every task is executed as early as possible; Characteristics: Local, constructive algorithm; Typically results in suboptimal solutions; $O(n^3)$; **no constraints**



- **As Late As Possible (ALAP):** define a latency limit L; mobility y of task gives start time window: $\mu(v_i) = \tau(v_i)^+ - \tau(v_i)^-$; if $\mu(v_i) = 0$, the v_i is part of critical path

Timing Constraints: Absolute: Deadlines: Latest possible start and termination times of tasks; **Release time:** Earliest possible start time of tasks; **Relative:** time relationships between tasks (intersected min/max nr of time steps between)

Scheduling with resource constraints: Considers availability of limited resources during scheduling; Optimization problems: Determine minimum latency under a given allocation a; Minimize cost (area) for given latency bound L; Scheduling with constraints are NP-hard; Heuristic methods required

- **ASAP/ALAP with Conditional Task Shift:** Starting point is an ASAP/ALAP schedule; Check if schedule obeys resource constraint: e.g. $a(\text{mult}) = 2$; $a(\text{AU}) = 2$; In case of resource constraint violation, tasks with positive mobility are shifted to later (ASAP) / earlier (ALAP) time slot

- **List Scheduling:** Enhancement of ASAP considering global criteria (Nr. of succeeding vertices, Weight of the path (longest path), Mobility of vertices) to determine execution sequence of tasks; In each step select vertices with maximum priority to start. (but check dependency's in task graph first!)



Dynamic scheduling: Determines the execution sequence and start times of tasks during run time, mostly applied to control flow problems; information that is known at runtime only can be taken into account

Dispatch latency L_D : max time between stop of v_i and start of v_j on same resource

resource load U: Given: $G(V, E)$ with a single resource type of allocation 1 and a schedule of latency L: $U = \frac{\sum d_i}{L} * 100\%$

Processing time t_{ex} : $t_{ex}(v_i) = \tau_e(v_i) - \tau_s(v_i)$ with $\tau_s(v_i)$: v_i uses resource for the first time; $\tau_e(v_i)$: v_i is completely processed (finishing time)

Wait time t_w : $t_w(v_i) = \tau_e(v_i) - \tau_r(v_i) - d_i$ with τ_r : earliest possible start time (release time)

Flow time t_f : $t_f(v_i) = \tau_e(v_i) - \tau_r(v_i)$

Lateness t_l : $t_l(v_i) = \tau_e(v_i) - \tau_d(v_i)$ with τ_d : deadline (latest possible finishing time)

Tardiness t_r : $t_r(v_i) = \max\{\tau_e(v_i) - \tau_d(v_i), 0\}$

Optimization Criteria: Multi-user systems: Minimization of the mean wait time $W = \frac{1}{V} * \sum t_w(v_i)$ and flow time: $F = \frac{1}{V} * \sum t_f(v_i)$; Minimization of the max response time (time between process start and output of first valid results); **Real-time systems:** In addition to mean wait times and flow times, misses of deadlines are of special interest: max Lateness = $\max(t_l(v_i))$; Number of tasks that miss their Deadline sum(u(vi))

Strategies:

First come first served (FCFS): simple to realize (like FIFO); Suited for uniform tasks; Similar processing times, identical priorities, no real-time requirements but fluctuation of wait;

Shortest job first (SJF): Minimization of mean wait time or flow time, requires sorting of tasks, not preemptive

Shortest remaining time next (SRTN): Pre-emptive version of SJF; dynamic priority assignment; At any time t the task with the min remaining processing time is selected from all schedulable tasks; in real time systems only estimation

Round robin (RR): Circular queue with fix time interval Q, after which the context is switched at the latest; Tasks are processed in turn; Advantage: avoids „starvation“ of tasks; Drawback: Frequently long wait times

6. Design Estimation Techniques

Design parameter estimation allows to bound relevant system aspects prior to system implementation to support design decisions and system optimization.

Estimation Metrics:


Quality and Costs: HW (test, manufacture), SW (memory, development), Performance (throughput, clock cycles), Communication (transfer rate), Power, Time (Design, Time-to-market)

Estimation accuracy: $Acc = |E(D) - M(D)|$; E(D) is the estimated and M(D) the measured values for a design D. Relative error: $RE = \frac{|E(D) - M(D)|}{M(D)}$

Estimation fidelity: Fidelity F is defined as percentile of correctly predicted comparisons between multiple implementations:

$$F = \frac{2}{n(n-1)} \sum_{i=1}^n \sum_{j=i+1}^n \mu_{ij} 100\% \quad \mu_{ij} = \begin{cases} 1 & E(D_i) > E(D_j) \wedge M(D_i) > M(D_j), \vee \\ & E(D_i) < E(D_j) \wedge M(D_i) < M(D_j), \vee \\ 0 & \text{else} \end{cases}$$

Accuracy: E1: 1/3+2/6+2/5=32/30; E2: 1/3+2/6+2/5=32/30
Fidelity: E1: 1/3/(1+1)=1/3; E2: 1/3/(1+0)=1/3
1P each for correct Accuracy/Fidelity values
E1 is better than E2



HW-Cost Metrics: Manufacturing (area, SoC – CPU, Mem), Module (Pin Count), Test (time on test device), Development (Team size, Complexity, lion share!)

HW-Performance Metrics: Compute performance, Communication band with, throughput, Processing Time/Latency, Clock Rate

$$T_{exe} = N_{instr} * T * CPI$$

SW-Cost Metrics: HW (components: CPU, RAM), Development (Teamsize, dominant!); Memory Demand (Program and Data Memory)

SW-Performance Metrics: MIPS (million instructions per second, equal to MFLOPS or MACS); Memory (different access latencies: Cache, SRAM, DRAM)

Communication Metrics: Max. Bit Rate (channel specific upper bound data transfer rate); Average Bit Rate; directly impacts processing performance

Other Metrics:

Power dissipation: insignificant for $\lambda > 0,1\mu m$, in future dominant because of leakage currents

$$P = P_{stat} + P_{short} + P_{cap}; \quad P_{cap} = \alpha f_{clk} C_{load} V_{dd}^2$$

Design-for-Test: BIST (build in self test); LSSD (Level scan design)

Development time: can be significantly reduced by usage of standard, programmable components

Time to market: The earlier a product is available on the market, the bigger are its business volume and profit margins; 6 months delay in product entry may result in 33% less profit over a period of 5 years*


Maximum Operator Latency: functional unit of type rk with latency delay(rk)

$$T = \max(\text{delay}(r_k))$$

Slack: (Positive) slack denotes that fraction of the clock period (zeitdauer) which is not utilized (nicht ausgelastet) by a functional unit wk

$$\text{slack}(T, r_k) = \left(\frac{\text{delay}(r_k)}{T} \right) * T - \text{delay}(r_k); \quad \text{occ}(r_k): \text{Number of operators of type } r_k$$

$$\text{avg_slack}(T) = \frac{\sum_{i=1}^{|I|} (\text{occ}(r_i) * \text{slack}(T, r_i))}{\sum_{i=1}^{|I|} \text{occ}(r_i)}; \quad \text{utilization}(T) = 1 - \frac{\text{avg_slack}(T)}{T}$$



Pipelining: with P equal stages, put in registers to rise clock

Software Estimation by Generic Model: Advantage: One compiler sufficient for multiple CPUs – CPU technology data contain details such as CPI, register set, SA, etc.; Easy retargeting to different CPU by means of new technology data set; No need that compiler exists already at design time of CPU; Disadvantage: Lower accuracy – Technology data is estimated

$$T_{ex} = \frac{\text{Instructions}}{\text{Program}} * \frac{\text{Clock cycles}}{\text{Instruction}} * \frac{\text{Seconds}}{\text{Clock Cycle}}$$

Application specific; Estimate or counting after compilation; Profiling

CPI determined by CPU architecture and memory hierarchy

$T = 1 / f_{clk}$ From CPU data sheet

Instruction Count Estimation:

DFG

$$IC(P, r_k) = \sum_{v_i \in P} IC(v_i, r_k$$